Features:
Hardware
- Supports 2.5 GT/s (Gen1), 5.0 GT/s (Gen2) and 8.0 GT/s (Gen3) speeds
- x1 through x16 link width support
- 8 GB capture for x1 to x8 bidirectional, up to 16 GB capture for x16 bidirectional
- CEM slot, M.2 (M-key), and SFF-8639 PCIe interposers; PCIe Gen3 midbus probe, flying leads
Data viewing and navigation
- Packet viewer with flexible coloring, color by packet type or direction
- Lane view with packet highlighting to show the actual data on the bus (header, payload?)
- Simple packet filter, quick search and auto compute
- Correlation across all views, clicking in one view quickly navigates you to the same point in time in another view
Analysis tools
- LTSSM overview with equalization analysis helps verify the link training process and identify reasons for failure
- Traffic overview with detailed traffic pattern analysis and graphing
- Performance analysis with utilization, throughput, response time and latency measures (including flow control analysis)
- Transaction decode of PCIe, NVMe and AHCI with data analysis with data overview
- Simple-to use, powerful state-based triggering
- Simple-to-use filters and triggers
- Advanced triggering for complex scenario analysis (ex. missing completion)
For any analyzer at PCIe 3.0 speeds, the key is how to recover the signal accurately in different types of platforms and systems. Keysight’s PCIe 3.0 analyzer uses Keysight’s unique ESP (Equalization Snoop Probe) technology, with the ability to tune the equalization algorithm used according to the type of channel the analyzer is monitoring. This ensures that the data captured in the analyzer is exactly what is on the wire. Without this capability, at 8 GT/s, there is a high likelihood of misrepresentation of the data on the bus, which can lead to wasted hours (if not days) in the validation cycle.
| Manufacturer | Agilent, HP, Keysight |
|---|---|
| Condition | Used |
No manuals are currently available. Search all of our available manuals here.